

Modeling a MOSFET for Monolithic Millimeter-wave Integrated Circuit Design

Adhira Raj, Karthigha Balamurugan, Jayakumar M

Amrita Vishwa Vidyapeetham, Coimbatore, India,

Abstract— The millimetre-wave spectrum at 30-300 GHz is of increasing interest to service providers and systems designers because of the wide bandwidths available for carrying communications at this frequency range. These wide bandwidths are valuable in supporting applications such as high speed data transmission and video distribution. This project mainly focuses on modeling a MOSFET for millimeter-wave integrated circuits(MMIC). There are many emerging millimeter-wave applications which demand for low unit cost manufacturing solutions. With the advent of millimeter-wave semiconductor technology a MOSFET is modeled to work efficiently at high frequency. The transistor modeling is done by developing a compact model with BSIM3v3 and external parasitics to model substrate and gate resistance. High frequency MOSFET compact model built using BSIM3v3 as intrinsic core and having parasitic elements supporting HF are designed as extrinsic subcircuit. To demonstrate the effectiveness of the proposed composite MOSFET model, the proposed methodology is then used in designing a low power millimeter-wave CMOS low noise amplifier. S-parameter analysis is to be verified for non linear large signal transistor model analysis of millimeter-wave signals. A hybrid millimeter-wave modeling is done using ansoft designer by designing the appropriate extrinsic region.

Keywords— Monolithic millimetre-wave integrated circuit (MMIC), CMOS millimeter-wave integrated circuits, LNA-low noise amplifier, high frequency (HF) behaviour, composite model, Bsim3v3.

I. INTRODUCTION

There is rapid growth in mobile telecommunication market leading to new technology developments in the analog integrated circuit design at high frequencies. The Radio frequency integrated circuits (RFIC's) based on CMOS processes are of high demand due to the low cost, low-power characteristics of CMOS technology, availability of passive components, and possibilities for System-on-Chip (SoC) integration. Thus CMOS circuit integration is found to be highly feasible in RF application.

The high-speed and broadband wireless data transmission is required due to the increase in demand for high-performance personal computers (PCs) and multimedia equipment in offices and homes. This requirement makes wireless indoor communication systems such as wireless local area networks (WLAN) and personal area networks (PAN) more prominent. The millimeter-waves are found to be more significant for transmission in the case of short-range indoor broadband WLAN and PAN systems. The microwave frequency bands have been saturated and thus there is growing need to exploit new frequency bands which could supply enough bandwidth for transmission of multimedia content. For this reason, utilization of the millimetre-wave band has been recommended, and developing millimetre-wave wireless LAN in recent years. It is found that there has

been an increasing requirement for the development of the V-band WLAN for commercial applications [1]. Advantages of millimetre-wave communication are very wide frequency band, high-speed transmission, and radiated power limitation for unlicensed use.

II. MILLIMETER-WAVE TECHNOLOGY

The millimeter-wave band frequency ranges from 30-300GHz allowing huge frequency allocations. The 60GHz band provides 7GHz of unlicensed spectrum. The worldwide availability of 7GHz unlicensed band around 60GHz is a real opportunity for development for next generation Wireless Personal Area networks(WPANs). Personal Area Networks or short distance wireless networks, WPANs address wireless networking of portable and mobile computing devices. The millimeter-wave band provides point to multipoint access with multi Gbps throughput. The frequency of 60 GHz is very useful for short-distance wireless communications due to the strong absorption characteristic by oxygen in the atmosphere. This improves the frequency efficiency when compared to other frequency bands. millimeter-wave band is suitable for wireless networks due to the presence of higher speed transmission, exploitation of antenna directivity, simple modulation and demodulation and simple signal processing.

III. HIGH FREQUENCY SOLID STATE DEVICE PERFORMANCE

The IC design is heavily dependent on the accurate device models based on circuit simulation as fabrication is highly expensive. There is very high development found in the silicon integrated circuit operating at high frequency. There are many works done in modifying the channel length and gate width parameters that would intern effect the working of MOSFET.

Compact models are interface between technology and the design. The physical 3D numerical models of the semiconductors included the drawback of having very high computational time simulation. Thus experimenting with compact models is expensive and time consuming. The compact models comprises of a combination of physical and empirical methods. The parameter equations are developed describing the behaviour of this compact model. Several compact models are found for digital and analog. The compact model they are found to be inaccurate when working at high frequency as it does not take into account the geometry-dependent couplings. Lots of work [3] have been done in recent years where various authors have emphasized in amending the available MOS transistor model. At millimetre wave frequency, MOSFET has parasitic capacitances and resistances which have to be considered while designing millimetre wave circuit.

A. Generation of MOSFET models

The selection of the MOSFET model type for use in analysis usually depends on the electrical parameters critical to the application. There are different generations of MOS models:

The Generation I MOS model which is based on the equivalent model. The parasitic elements are derived by parametric extraction method for particular frequency range. This includes the LEVEL 2 models considering the bulk charge effects on current. This model accounts velocity saturation, mobility degradation and DIBL. The Generation II model mainly concentrates on mathematical modeling. There is less focus on developing exact analytical models. The process of modifying the model parameters for different values of drawn channel length and width was done. This Generation II includes the BSIM models consider's the variation of model parameters as a function of sensitivity of the geometric parameters. The BSIM models also reference a MOS charge conservation model for precision modeling of MOS capacitor effects. The Generation III is the model that was developed for higher frequency range operations. Here enhanced version of I_{ds} equation from LEVEL 2 model was developed. There is variation from LEVEL 2 model found in terms of area regarding Substrate doping, Threshold voltage, Effective mobility, Channel length modulation and Sub-threshold current. The EKV3.0 compact MOS transistor model integrates many years of research & development from several university teams in Europe. The EKV3.0 model addresses needs of advanced analog/RF design using most advanced CMOS technologies including the sub-0.1um era. This model supports the efficient working of analog circuitry and RF CMOS, due to the presence of ideal charge-based model along with scalable model for short and narrow channel devices.

IV. CMOS TECHNOLOGY

The incredible growth in CMOS market has caused the rapid development of CMOS technology that lead to the advancement of linear devices. The mobile telecommunication market emphasizes the need for reliable analog integrated circuit design at high frequencies. The rapid scaling of CMOS to shorter channel lengths has enabled the circuits to operate at millimetre-wave frequency range. The three-dimensional parameters are more difficult to control thus CMOS technology leads to better controlled process with less variation in crucial device parameters. CMOS technology proves to endow all these features [13] in analog and digital IC design.

The major advantages of silicon gate CMOS compared to metal gate linear ICs are their higher speed and lower power consumption. These features impact a broad range of device performance parameter. A faster chip widens the scope of possible applications and increases signal quality and reliability. For a given frequency response, power can be reduced. The CMOS ICs can respond to higher frequency inputs, the timers can oscillate at higher frequencies, and the response times of operational amplifiers and comparators are reduced while slew rate and operating frequency increase. All of these qualities give wider signal frequency range and operating and providing increased accuracy and gain bandwidth at reduced voltages and power requirement over

broad operating conditions. The low power consumptions of CMOS linear chips is advantageous in a number of different ways. This lessens the dependence of timing accuracy on expensive components, increasing the accuracy and reducing the cost of the timing function. In addition, as the number of transistors per chip increases, the low power consumption of CMOS ICs allow greater densities but will require little or no external cooling and very little self-heating design considerations.

In the MOSFET modeling parameter consideration to fabricate the devices for the 60-GHz wireless LAN system, the development of active devices that have a high frequency, low noise, and high power performance is an essential criteria. Semiconductor technology is the only solution to make these applications achieved in real time. Also CMOS implementation promises higher level of integration, low cost and low power consumption.

Designing of MOS model at high frequency is more challenging because as the operating frequency increases to gigahertz range. The parasitic components play a very important role and hence they are to be designed such that less parasitic components used in real time giving higher gain. So the proposed model should predict these components accurately at HF and also the requirements of MOSFET model in low-frequency application such as continuity, accuracy and scalability of the dc and capacitance models should be maintained.

B. MOSFET modeling issues

The study of high frequency MOSFET started with the development in technology. One of the oldest study on the MOSFET behaviour at high frequency was done by Y. Tsvividis [11]. The work done by Y. Tsvividis is general and theoretical discussing the behaviour by different equivalent circuits, considering both quasi-static and non-quasi-static operations. The parasitic resistance was not considered in the early ages. The beginning of 1990s the MOSFET models were designed by considering the effect of parasitic gate resistance[12] as it was a very crucial RF component. There were many studies done on modeling of RF CMOS and after facing lot of challenges achieved a scalable model accurate in all regions of operation at high frequency. The modifications were done on the extrinsic gate resistor focusing on the output impedance modeling with substrate resistance network. At low frequencies the drain conductance nonlinearity was an important factor but for high frequencies the capacitance effect lead to a dominant nonlinearity source by the transconductance. Even with the newer models like BSIM3 and BSIM4, nonlinearity is a problem at zero-drain voltage [13].

1) *Small signal equivalent circuit for MOSFET:* When the equivalent circuit is linearized with quasi-static approximation we get the small signal equivalent circuit. The model consists of current model, active charges, parasitic capacitances and parasitic series resistances. The first proposed equivalent circuit [15] suitable for high frequency applications used in this is based on the original SPICE equivalent circuit for the MOSFET. The Fig.3. depicts the modified equivalent circuit with the added improvement under the substrate short-circuited to source condition. The

new elements added to this equivalent circuit include R_{gs} , R_{gd} , R_{db} , C_{ds} , and L_g .




Fig. 1 Broadband small-signal equivalent circuit Of the MOSFET used for wave simulation.

2) *BSIM3v3 RF Model:* With the advent of submicron technologies, GHz RF circuits can now be realized in a standard CMOS process. This method becomes prohibitively complex when used to simulate highly integrated CMOS communication systems. Hence, a compact model, valid for a broad range of bias conditions and operating frequencies is desirable. BSIM3v3 has been widely accepted as a standard CMOS model for low frequency applications.

The new BSIM3v3 RF model is realized with the addition of three resistors R_g , R_{subd} , and R_{subs} to the existing BSIM3v3.1 model. R_g models both the physical gate resistance as well as the non-quasi-static (NQS) effect. R_{subd} and R_{subs} are the lumped substrate resistances between the source/drain junctions and the substrate contacts. The values of R_{subd} and R_{subs} may not be equal as they are functions of the transistor layout. To demonstrate the accuracy of the model the s-parameter analysis is done.




Fig.2. A basic MOSFET HF model built on BSIM3v3

An accurate scalable small-signal RF CMOS model applicable to high frequencies is developed using parasitic elements is discussed. Due to multilayer metal, vertical interconnects, substrate loss and substrate contact rings, the extrinsic parasitic network of CMOS field-effect transistor (FET) is more complicated than GaAs FETs and does not follow simple scaling rules. In this work [18], we have employed 3-D EM simulation to derive the scaling rules of the CMOSFETs. The de-embedding technique is used to

verify the effects of pads and interconnects. A complete scalable RF CMOS model is constructed by combining the scalable extrinsic network with the intrinsic CMOS network. A general field-effect transistor (FET) device model is composed of the intrinsic and extrinsic networks. Intrinsic device model is comprised of bias-dependent elements which can be modeled by lumped elements. It is well known that intrinsic parameters are linearly scalable with the total gate periphery of the device. The extrinsic network is bias independent and depends primarily on the physical layout of the devices such as the interconnects, electrode structures and probe pads.

V. MILLIMETER-WAVE MOSFET MODELING

A compact model, valid for a broad range of bias conditions and operating frequencies is desirable. BSIM3v3 has been widely accepted as a standard CMOS model for low frequency applications.

A. AC small-signal modeling

In this, the four-terminal MOSFET can be divided into two portions: intrinsic part and extrinsic part. The concepts of equivalent circuits representing both intrinsic and extrinsic components in a MOSFET are analyzed to obtain a physics-based RF model. The intrinsic part is the core of the device without including parasitic components. The extrinsic part consists of all the parasitic components. These parasitic component, they cannot be avoided in reality, as these components are needed for high-frequency operation.

1) Modeling of the Intrinsic MOSFET:

Here implementing based on factors such as normal and reverse short-channel and narrow-width effects, channel length modulation, drain-induced barrier lowering (DIBL), velocity saturation, mobility degradation due to vertical electric field, impact ionization, band-to-band tunnelling, polysilicon depletion, velocity overshoot, self-heating, and channel quantization are considered. Considering the various effects, a BSIM3v3 model as the intrinsic component is selected. BSIM3v3 has been widely accepted as a standard CMOS model. This model is mainly selected as it is found to be more advantageous, as the Drain current could easily be modified by current equation and this model mainly comprises of an accurate capacitance model.

2) Subcircuit Model:

As we discussed above, a MOSFET contains many extrinsic components such as gate resistance, source/drain series resistance, substrate resistance and capacitance, and gate overlap capacitance.

The source and drain series resistances have been added outside the MOS model since the internal series resistances are only soft resistances embedded in the expression used to calculate the drain current to account for the dc voltage drop across the source and drain resistances, (but they do not add any poles and are therefore invisible for ac simulation). The substrate resistances have been added to account for the signal coupling through the substrate.

Gate Resistance is known that the gate resistance impacts impedance matching to achieve maximum power transfer and increases the noise figure of the transistor due to the thermal noise introduced by the gate resistance. The gate resistance is in principle a bias-independent component at dc and low

frequency, but may contain the contribution of an additional component with bias dependence at HF.

The effective gate resistance consists of two parts:

$$R_G = R_{G_{poly}} + R_{G_{nqs}} \quad (1)$$

where $R_{G_{poly}}$ is the distributed gate electrode resistance from the polysilicon gate material and $R_{G_{nqs}}$ is the NQS distributed channel resistance seen from the gate and is a function of both biases and geometry.

The parameter $R_{G_{poly}}$ is determined by

$$R_{G_{poly}} = \left(\frac{R_{G_{sh}}}{N_f L_f} \right) (W_{ext} + W_f / \alpha) \quad (2)$$

where $R_{G_{sh}}$ is the gate sheet resistance, W_f is the channel width per finger, L_f is the channel length, N_f is the number of fingers, and W_{ext} is the extension of the polysilicon gate over the active region.

The parameter $R_{G_{nqs}}$ is determined by i) the static channel resistance (R_{st}), which accounts for the dc channel resistance; ii) the other is the excess diffusion channel resistance (R_{ed}) due to the change of channel charge distribution by ac excitation of the gate voltage. R_{st} and R_{ed} together determine the time constant of the non-quasistatic effect.

Fig.6. shows the basic MOSFET model containing resistive elements as their parasitic.




Fig.3. A basic MOSFET HF model built on BSIM3v3.

Drain and Source resistances (without including any bias dependence) can be described by

$$R_D = R_{D0} + r_{dw} / N_f W_f \quad (3)$$

$$R_S = R_{S0} + r_{sw} / N_f W_f \quad (4)$$

where r_{dw} and r_{sw} are the parasitic drain and source resistances with unit width, R_{D0} and R_{S0} account for the part of the series resistances without the width dependence. Using equations (1)-(4), a composite MOSFET model is constructed as in fig.7. In designing the influence of the substrate resistance is ignored.




Fig.4. Composite MOS Model

The Capacitance model in the modeling of MOS transistor capacitances has followed one of two distinct approaches: the conventional approach, also known as the gate-capacitance approach. Here the charge-based approach, the MOS transistor is treated as a four-terminal voltage-controlled capacitor. This approach is based on the ability to determine the MOS transistor gate, bulk, source, and drain charges, which are used to derive the transient currents and the capacitances through mathematical differentiation with respect to time and voltage, respectively. Defining charges rather than capacitances as the state variables in the circuit simulator avoids the charge non conservation problem associated with the conventional approach. The substrate capacitance is an extrinsic capacitance that should be included in a subcircuit model for ultra HF (much higher than 10 GHz) applications.

B. De-embedding

The device modelled should be verified to work at high frequency applications with high gain. The de-embedding technique is used for this purpose. The de-embedding technique can be classified as modeling based approach and measurement based approach. To get the DUT response from measurement the pad parasitics must be removed and the device should be verified. The changing of measurement results for pad parasitic of the DUT is often called pad de-embedding.

1) Pad de-embedding techniques:

The main interest in RF probing for device characterization purposes is to characterize the intrinsic device for the purpose of modeling its behavior at the GHz frequencies when embedded in an IC design environment. It is obvious that the intrinsic device in an IC design environment will not have probe pads attached to it except when used as a test structure. Therefore, the probe pad parasitic effect must be de-embedded from the measurement since a measurement on wafer with calibrated probe tips has the intrinsic device characteristics plus pad parasitics. There are two approaches for de-embedding pad parasitics. One approach is to place calibration patterns for standards (open, short, load, through) on the same test die with pads, which also mimic the DUT pads, and use these standard patterns for network analyzer calibration. This approach has the advantage of having calibration standards on the same material, which is silicon for CMOS as DUT.

VI. EXPERIMENTAL RESULTS

A. Composite model verification

The composite MOSFET model suitable for high frequency IC is done. The BSIM3v3 is used as the intrinsic part. The extrinsic part is built by lumped elements. Using the composite MOSFET model, a single stage LNA [28] is simulated using circuit simulator MICROCAP-10. This LNA model is shown in Fig.5.




Fig.5. Single stage LNA

The Fig.6. and Fig.7. shows the verification of the developed MOSFET composite model in an amplifier design by comparing with and without composite subcircuit model. Thus in the above figure Fig.8. single stage LNA the simulation is done in Microcap10, this simulation is done by checking the design with and without subcircuit.




Fig.6.Single stage LNA gain without composite MOS model




Fig.7.Single stage LNA gain with composite MOS model

B. S-parameter analysis

The s-parameter extraction is done for the equivalent circuit model with the lumped elements constituting the extrinsic and intrinsic parts. This analysis is done in Ansoft Designer. The equivalent circuit parameter analysis is found to compare the different s-parameters showing the real and imaginary variables. The graphs shows different parameter extraction modeling results at high frequency. The S-parameter extraction is done for the two de-embedding techniques, that is with symmetric and non-symmetric de-embedding methods used and the noise figures are also verified for the same.




Fig8. Transmission and reflection through symmetric de-embedding network




Fig.9. Noise figure NF=2.55 dB at 60GHz




Fig.10. Transmission and reflection through non symmetric de-embedding network.




Fig. 15. Noise figure NF=19dB AT 60GHz

VII. RESULTS AND DISCUSSION

The paper discusses on the designing and modeling of MMIC MOSFET. The modeling of both intrinsic and parasitic components in MOSFETs is crucial to describe the HF behaviour of CMOS devices operated at GHz frequencies. The brief discussion of the MOSFET modeling at millimetre wave frequency is done. Pads and interconnect lines are de-embedded, the parametric extraction calculations are done. The proposed scalable model is validated by comparing the measured and predicting parameters of the scaled devices up to 60 GHz.

VIII. CONCLUSION

The above work discusses on the designing and modeling of MMIC MOSFET. The modeling of both intrinsic and parasitic components in MOSFETs is crucial to describe the HF behaviour of CMOS devices operated at GHz frequencies. The brief discussion of the MOSFET modeling at millimetre wave frequency is done. The LNA design consisting of single stage is found to have better gain and with the inclusion of the designed composite MOS model it is found that the circuit gives better performance in the aspect of gain. Thus the above model is found to work at millimeter-wave frequency application. The s-parameter analysis also shows the efficient working of the model at high frequency.

REFERENCES

- [1] H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," *IEEE Journal of Solid-State Circuits*, SC-3, 285, September 1968.
- [2] A. Vladimirescu, and S. Lui, "The Simulation of MOS Integrated Circuits Using SPICE2," Memorandum No. M80/7, February 1980.
- [3] B. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, "BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors," *IEEE Journal of Solid-State Circuits*, SC-22, 558-566, August 1987.
- [4] J. R. Pierret, "A MOS Parameter Extraction Program for the BSIM Model," Memorandum No. M84/99 and M84/100, November 1984.]
- [5] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1993
- [6] Ping Yang, Berton Epler, and Pallab K. Chatterjee, "An Investigation of the Charge Conservation Problem for MOSFET Circuit Simulation," *IEEE Journal of Solid-State Circuits*, Vol. SC-18, No.1, February 1983.
- [7] J.H. Huang, Z.H. Liu, M.C. Jeng, K. Hui, M. Chan, P.K. KO, and C. Hu, "BSIM3 Manual," Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720.
- [8] Department of Electrical Engineering and Computer Science, "BSIM3v3.1 Manual," University of California, Berkeley, CA 94720.

- [9] M. Bucher, C. Lallement, C. Enz, F. Theodoloz, F. Krummenacher. The EPFL-EKV MOSFET , "Model Equations for Simulation Technical Report," Model Version 2.6. Electronics Laboratories, Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland.
- [10] Tsividis, Y., *Operation and Modeling of the MOS Transistor*. New York, McGraw-Hill, 1987.
- [11] Razavi, B., Yan, R-H., Lee, K., "Impact of Distributed Gate Resistance on the Performance of MOS Devices", *IEEE Trans. on Circuits and Systems-I: Fundamental Theory and Applications*, Vol. 41, No. 11, pp. 750-754, 1994.
- [12] Bendix, P., Rakers, P., Wagh, P., Lemaitre, L., Grabinski, W., McAndrew, C., Gu, X., Gildenblat, G., "RF Distortion Analysis with Compact MOSFET Models", *IEEE 2004 Custom Integrated Circuits Conference*, pp. 9-12, 2004.
- [13] H. Shigematsu, T. Hirose, F. Brewer, and M. Rodwell, " Millimeter-wave CMOS circuit Design", *IEEE Tran. Microwave Theory Tech.*, vol.53, no.2, Feb. 2005.
- [14] M. T. Yang , Patricia P.C. Ho, Y J. Wang, T. J. Yeh, Y. T. Chi, "Broadband Small- Signal Model and Parameter Extraction For deep sub-micron MOSFETs valid up to 110GHz", *IEEE Radio Frequency Integrated Circuits Symposium 2003*.
- [15] J.J. Ou et al. "CMOS RF modelling for GHz communication ICs," *Symposium on VLSI Technology Digest of Technical Papers.*, 1998, pp. 94-95
- [16] H. Zirath, M. Ferndahl, B. M. Motlagh, A. Masud, I. Angelov, H. O. Vickers, "CMOS devices and circuits for microwave and millimeter wave applications," *Proceedings of Asia-Pacific Asia Microwave conference 2006*.
- [17] Wooyeol Choi, Gwangrok Jung, Jihoon Kim, and Youngwoo Kwon, "Scalable Small-Signal Modeling of RF CMOS FET based on 3-D EM-Based Extraction of Parasitic Effects and its application to Millimeter-Wave Amplifier Design", *IEEE transaction on microwave theory and techniques.*, vol. 57, no.12, December 2009
- [18] Wooyeol Choi, Gwangrok Jung, Jihoon Kim, and Youngwoo Kwon, "Scalable Small-Signal Modeling of RF CMOS FET based on 3-D EM-Based Extraction of Parasitic Effects and its application to Millimeter-Wave Amplifier Design", *IEEE transaction on microwave theory and techniques.*, vol. 57, no.12, pp.3345-3353, December 2009.
- [19] Mounir Bohsali, Ali M. Niknejad, "Millimeter-wave Devices and Circuit Blocks up to 104 GHz in 90nm CMOS", *IEEE journal of solid state circuits*, vol.42,no.12,pp.2893-2903, December 2007.
- [20] Yuhua Cheng, M. Jamal Deen and Chih-Hung Chen, "MOSFET Modeling for RF IC Design", *IEEE transaction electronic devices*, vol.52,no.7 pp.1286-1294, July2005.
- [21] S. Emami, C. H. Doan, A. M. Niknejad, and R. W. Brodersen, "Large signal millimeter-wave CMOS modeling with BSIM3," in *IEEE Radio Frequency Integrated Circuit Symposium*, pp. 163-166, June 2004.
- [22] G. Dambrine et al., "A new method for determining the FET small signal equivalent circuit," *IEEE Transactions on Microwave Theory Technology*, vol. 36, no. 7, pp. 1151-1159, July1988.
- [23] Jia-Jiunn Ou, Xiaodong Jin, Ingrid Ma, Chenming Hu, and Paul R. Gray, "CMOS RF modelling for GHz communication ICs," *Symposium on VLSI Technology Digest of Technical Papers*, pp. 94-95, July1998,.
- [24] M. Zirath, M. Ferndahl, B. M. Motlagh, A. Masud, I. Angelov, H. O. Vickers, "CMOS devices and circuits for microwave and millimeter wave applications," *Proceedings of Asia-Pacific Asia Microwave conference 2006*.
- [25] C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter-wave CMOS design," *IEEE J. Solid-State Circuits*, vol. 40, no.1, pp. 144-155, Jan. 2005.
- [26] J.H. Lee, C.-C. Chen and Y.-S. Lin, "3.7 mW 24 GHz LNA with 10.1 dB gain and 4.5 dB NF in 0.18 mm CMOS technology", *ELECTRONICS LETTERS*, Vol. 46 No. 19, 16th September 2010
- [27] Chen-Ming Li, Ming-Tsung Li, Kuang-Chi He, and Jenn-Hwan Tarng., "A Low-Power Self-Forward-Body-Bias CMOS LNA for 3-6.5-GHz UWB Receivers," *IEEE microwave and wireless components letters*, vol. 20, no. 2, February 2010
- [28] S.M. Shahriar Rashid, Sheikh Nijam Ali, Apratim Roy , "A 36.1 GHz Single Stage Low Noise Amplifier Using 0.13µm CMOS Process," *World Congress on Computer Science and Information Engineering 2009*
- [29] Tzung-Yin Lee and Yuhua Cheng, "High-Frequency Characterization and Modeling of Distortion Behavior of MOSFETs for RF IC Design", *IEEE Journal of Solid State Circuits*, Vol. 39, no. 9, September 2004